
165
8048C–AVR–02/12
ATtiny43U
20.9
Parallel Programming Characteristics
Figure 20-5. Parallel Programming Timing, Including some General Timing Requirements
Note:
The timing requirements in Figure 20-5 (i.e., tDVXH, tXHXL, and tXLDX) also apply to reading operation. Figure 20-6. Parallel Programming Timing, Reading Sequence (within the Same Page) with Timing Requirements
Data & Contol
(DATA, XA0, XA1/BS2, PAGEL/BS1)
CLKI
t
XHXL
t
WLWH
t
DVXH
t
XLDX
t
PLWL
t
WLRH
WR
RDY/BSY
t
PLBX
t
BVPH
t
XLWL
t
WLBX
t
BVWL
WLRL
CLKI
OE
ADDR0 (Low Byte)
DATA (Low Byte)
DATA (High Byte)
ADDR1 (Low Byte)
DATA
PAGEL/BS1
XA0
XA1/BS2
LOAD ADDRESS
(LOW BYTE)
READ DATA
(LOW BYTE)
READ DATA
(HIGH BYTE)
LOAD ADDRESS
(LOW BYTE)
t
BVDV
t
OLDV
t
XLOL
t
OHDZ